Abstract On certain recently developed architectures, a numerical program may give different answers depending on the execution hardware and the compilation. Our goal is to formally prove properties about numerical programs that are true for multiple architectures and compilers. We propose an approach that states the rounding error of each floatingpoint computation whatever the environment and the compiler choices. This approach is implemented in the Frama-C platform for static analysis of C code. Small case studies using this approach are entirely and automatically proved.
All current microprocessor architectures support an implementation of floating-point arithmetic that complies to the IEEE-754 standard [22] . However, there exist some architecture-dependent issues. For example, the x87 floating-point unit uses the 80-bit internal floating-point registers on the Intel platform. The fused multiply-add (FMA) instruction, supported by the PowerPC and the Intel Itanium architectures, computes x y ± z with a single rounding. These features can introduce subtle inconsistencies between program executions. This means that the floating-point computations of a program running on different architectures may be different [23] .
A small example is in Fig. 1 . On a recent Intel processor, if compiled with default options, the result is 1 + 2 −52 . But if compiled with option -mfpmath=387, the compiler uses extended registers and the result is 1.
Static analysis is an approach for checking a program without running it. Deductive verification techniques which perform static analysis of code, rely on the ability of theorem provers to check validity of formulas in first-order logic or even more expressive logics. They usually come with expressive specification languages such as JML [8, 20] for Java, ACSL [4] for C, Spec# [2] for C#, etc. to specify the requirements. For automatic analysis of floating-point codes, a successful approach is abstract interpretation based static analysis, that includes Astrée [11, 24] and Fluctuat [14] .
Floating-point arithmetic has been formalized since 1989 in order to formally prove hardware components or algorithms [9, 18, 26] . There exist less works on specifying and proving behavioral properties of floating-point programs in deductive verification systems. Leavens presented floatingpoint for JML in Java in 2006 [21] . Another proposal has been made in 2007 by Boldo and Filliâtre [5] . Ayad and Marché extended this to increase genericity and handle exceptional behaviors [1] . However, these works only follow the strict IEEE-754 standard, with neither FMA, nor extended registers. Correctly defining the semantics of the common implementations of floating-point is tricky, because semantics may change according to options of compilers and processors. As a result, formal verification of such programs is a challenge. The purpose of this paper is to present an approach to prove numerical programs with few restrictions on the compiler and the processor.
More precisely, we require the compiler to preserve the order of operations of the C language, except additions and subtractions that may be reordered, and we only consider rounding-to-nearest mode, double precision numbers and computations. Our approach is implemented in the Frama-C platform 1 associated with Why [16] for static analysis of C code. Frama-C and its Jessie plug-in take as input an annotated C file and creates a Why file. Why then generates verification conditions that should be proved by automatic or interactive provers (Gappa, Alt-Ergo, Coq, etc.) to ensure the correctness of the C program with respect to its specification described in the annotations. This paper is organized as follows. Section 2 presents some basic knowledge needed about floating-point arithmetic, including the x87 unit and the FMA. Section 3 presents a bound on the rounding error of one computation in all possible cases (extended registers or not). Section 4 presents how to handle possible compiler optimizations, namely FMA and additions reordering. Two small case studies are presented in Sect. 5. These examples show the differences between the usual (but maybe incorrect) model and our approach. The IEEE-754 standard [22] for floating-point arithmetic was developed to define formats and behaviors for floating-point numbers and computations. A floating-point number x in a format ( p, e min , e max ), where e min and e max are the minimal and maximal unbiased exponents and p is the precision, is 1 http://frama-c.cea.fr/.
represented by the triplet (s, m, e) so that
where s ∈ {0, 1} is the sign of x, e is any integer so that e min ≤ e ≤ e max , m (0 ≤ m < 2) is the significand (in p bits) of the representation. We only consider the binary 64-bit format (usually double in C or Java), that satisfies the format (s, m, e) with (53, -1,022, 1,023), as it concentrates all the problems. Our ideas could be re-used in other formats.
When approximating a real number x by its rounding •(x), a rounding error happens. We here consider only round-tonearest mode, that includes both the default rounding mode (ties to even) and the new round-to-nearest, ties away from zero, of the revision of the IEEE-754 standard. In radix 2 and round-to-nearest mode, a bound on the error is known [17] .
If a floating-point f = •(x) is such that| f | ≥ 2 e min , then f is called a normal number. We then bound the relative error:
For smaller f , the value of the relative error becomes large (up to 0.5). In that case, f is a subnormal number and we prefer a bound based on the absolute error: |x − f | ≤ 2 e min − p .
Floating-point computations depend on the architecture
With the same program containing floating-point computations, the result may be different depending on the compiler and the processor. We present in this section some architecture-dependent issues.
A first cause is the fact that some processors (IBM PowerPC or Intel/HP Itanium) have a fused multiply-add (FMA) instruction which computes (x × y) ± z as if with unbounded range and precision, and rounds only once to the destination format. This operation can speed up and improve the accuracy of dot product, matrix multiplication and polynomial evaluation, but few processors now support it. But how should a × b + c × d be computed? When a FMA is available, the compiler may choose either
Another well-known cause of discrepancy happens in the IA32 architecture (Intel 386, 486, Pentium etc.) [23] . The IA32 processors feature a floating-point unit called "x87". This unit has 80-bit registers in "double extended" format (64-bit significand and 15-bit exponent), often associated to the long double C type. When using the x87 mode, the intermediate calculations are computed and stored in the x87 registers (80 bits). The final result is rounded to the destination format. Extended registers may also lead to double rounding, where floating-point results are rounded twice. For instance, the operations are computed in the long double type of x87 floating-point registers, then rounded to IEEE double An example is given in Fig. 2: we assume x is near the midpoint c of two consecutive floating-point numbers a and b in the destination format. Using round-to-nearest, with single rounding, x is rounded to b. However, with double rounding, it may firstly be rounded towards the middle c and then be rounded to a (if a is even). The two obtained results are different.
Let us go back to the program of Fig. 1 . In this example, y = 2 −53 + 2 −64 and x are exactly representable in double precision. With strict IEEE-754 computations for double type, the result obtained is z = 1 + 2 −52 . Otherwise, on IA32, if the computations on double are performed in the long double type inside x87 unit, then converted to double precision, z = 1.0.
Another example which gives inconsistencies in result between x87 and SSE [23] is presented in Fig. 3 . This example will be presented and reused in Sect. 5. In this example, we have a function int sign(double x) which returns a value which is either −1 if x < 0, or 1 if x ≥ 0. The function int eps_line(double sx, double sy, double vx, double vy) then makes a direction decision depending on a sign after several floating-point computations. If executed on the SSE unit, we obtain that Result = 1. When it is performed on IA32 inside x87 unit, the result is Result = −1. The last cause for discrepancies is the fact that compilers may optimize floating-point computations. This includes re-organizing additions or multiplication, use of distributivity, etc. Those mathematically correct identities usually do not hold for floating-point operations. Nevertheless, we may want to prove properties of a floating-point program, even with such optimizations. The chosen method will be explained in Sect. 4 and an example is given in Sect. 5.2.
3 Hardware-independent bounds for one floating-point operation
As we want both correct and interesting properties on a floating-point computation without knowing which rounding will be in fact executed, the chosen approach is to consider only the rounding error. This will be insufficient in some cases (exact operations for example), but we believe this can give useful and sufficient results in most cases.
The choice between 64-bit, 80-bit and double rounding is the main reason that causes the discrepancies of result. We prove a rounding error bound that is valid whatever the hardware, and the chosen rounding. We denote by • 64 the round-to-nearest in the double 64-bit type and by • 80 the round-to-nearest to the extended 80-bit registers.
Theorem 1 For a real number x, let (x) be either
This theorem is the basis of our approach to correctly prove numerical programs whatever the hardware. These bounds are tight as they are reached in all cases where is the double rounding. They are a little bigger than the ones for 64-bit rounding (2050 and 2049 instead of 2048) for both cases. These bounds are therefore both correct, very tight, and just above the 64-bit's.
In order to prove Theorem 1, we consider the rounding error with all possible values of : 64-bit rounding, 80-bit rounding and double rounding. For each case, we divide in two sub-cases: one in normal range and another in subnormal range separated by a vertical line corresponding to the underflow threshold (See Fig. 4 ). The detail of this proof can be found in [7] . To ensure its correctness, we formally proved it. We used the Coq library developed with the help of the Gappa tactic [6] to prove the correctness of Theorem 1. The corresponding theorem and proof (228 lines) in Coq is available at http://www.lri.fr/~nguyen/research/rnd_64_80_ post.html. The formal proof exactly corresponds to the one described in [7] . It is not very difficult, but many subcases and many computations are involved. The formal proof gives a very strong guarantee on this result.
In practice, we will use
with ε = 2050 × 2 −64 and η = 2049 × 2 −1086 .
In strict IEEE-754, where inputs and outputs are on 64 bits, we can set η = 0 for addition and subtraction. Unfortunately here, inputs may be 80-bit numbers so η cannot be set to 0. Note also that absolute value and negation may produce a rounding if we put a 80-bit number into a 64-bit number.
Compiler choices
We have looked into what may happen for one operation. Now let us see what happens when various operations are involved.
FMA
Theorem 1 gives rounding error formulas for various roundings denoted by (64-bit, 80-bit and double rounding). Now, we consider the FMA that computes x × y ± z with one single rounding. The question is whether a FMA was used. We therefore need an error bound that covers all the possible cases.
The idea is very simple: we consider a FMA as a rounded multiplication followed by a rounded addition. And we only have to consider another possible "rounding" that is the identity:
This specific "rounding" magically covers all the FMA possibilities: the result of a FMA is 1 (x × y + z), that may be considered as 1 ( 2 (x × y) + z) with 2 being the identity. So we handle in the same way all operations even in presence of FMA or not, by considering one rounding for each basic operation (addition, multiplication, etc.). Of course, the formulas of Theorem 1 easily hold for this "rounding".
What is the use of this odd rounding? The idea is that each basic operation (addition, subtraction, multiplication, division, square root, negation and absolute value) will be considered as rounded with a that may be one of the four possible roundings ( So, by considering the identity as a rounding like the others, we handle all the possible uses of the FMA in the same way as we handle multiple roundings.
Associativity for the addition
For the sake of simplicity we will denote floating-point addition by ⊕ and floating-point subtraction by , when the precision is unknown (it may be 64-or 80-bit or double rounding).
Of course, floating-point addition is not associative even if compilers may re-associate additions. For example, if |e| |x|, then (e ⊕ x) x gives zero while e ⊕(x x) gives e. This catastrophic cancellation is the main problem for the reorganization of additions. The idea here is that we will change the rounding error formula for the addition in order to guarantee that, even if (a + b) + c is transformed into a + (b + c) by the compiler, the rounding error will still hold. For that, we use the following formula (with a given ε and η ):
Instead of an error proportional to |a + b| as in (2), that is about the final result, the error is proportional to |a| + |b|. This is a huge difference that handles the cancellations, but may increase the rounding error.
To prove a program in multiple environments, we will change the definition of the result of an addition. More precisely, we change the operation post-condition, that is to say how an operation result is defined in the verification conditions. Here, we modify the post-conditions to cover all cases, including the fact that there are several possible results: strict IEEE-754 standard only one possible result:
Note that the strict IEEE-754 definition implies a rounding error formula of the same type but is moreover deterministic. The advantage of modifying the operation post-condition is that it also handles reordering when intermediate values are handled. For example, x=a+b; y=x+c; can be reordered into y=a+(b+c) if x is unused and b+c already computed.
To reason about any ordering of the additions, let us consider a generic algorithm for adding a sequence of numbers [19] . S = {a 0 , . . . , a n }. Repeat while S contains more than one element Remove two numbers x and y from S and add their sum x ⊕ y to S. Return the remaining element.
Algorithm 1 Let
This generic algorithm is instantiated by the choice at each step of the two numbers that are removed from S. We will denote by σ an ordering and by S σ n the result of Algorithm 1 for the ordering σ . For example, if you choose the preceding computed value and the a i of smaller index, you get the left-associated summation (((a 0 + a 1 ) + a 2 ) + · · · ) + a n .
To ensure the correctness of the approach of taking Formula 3 as post-condition, we proved the following theorem for a positive ε. We set ε n = (1 + ε) n − 1.
Theorem 2
Assume an integer n such that n ≤ This means that, if we are able to prove a bound on the rounding error for a sum in a program using our loose postconditions (Formula (3)), then this bound is still correct whatever the compiler reorganization. The idea is what is proved using Frama-C and the loose post-conditions (Formula (3)) still holds with another ordering (in that case, we use the correct tight post-condition (Formula (2)) proved in the preceding Section).
Proof First, we prove an overestimation of |S If n = 1, then |S
The other orderings of course give the same property so the overestimation of |S σ 2 n − n 0 a i | holds for n = 2. Assume that n ≥ 2 and that the property holds for any value m ≤ n and let us consider a sequence (a i ) 0≤i≤n+1 and an ordering σ 2 . As n + 1 > 2, the value S σ 2 n+1 is computed as the sum of two preceding computed values x and y. And x is a computed sum with a known ordering deduced from σ 2 of a part of the {a 0 , . . . , a n+1 }. Let I 1 be such that
This includes the cases where x or y are input numbers with either k or n + 1 − k being 1.
And x is the sum of (a i ) i∈I 1 with k numbers that is less or equal to n so the induction hypothesis can be used. In a similar way, y is the sum of (a i ) i∈I 2 with n + 1 − k numbers that is less or equal to n. Both are using an ordering that can be deduced from σ 2 .
As (ε i ) is an increasing sequence, and as k 2 + (n + 1 − k) 2 has its maximum value for k = 1 or k = n, we have:
The last equality is due to this fact:
Now we bound the η term: 1 + (1 + ε)(n 2 + 1) = n 2 + 1 + (1 + ε) + εn 2 . As n ≥ 2, we have 1 + (1 + ε)(n 2 + 1) ≤ n 2 + 1 + n + n · (nε). And as n ≤ 1 ε , we deduce 1 + (1 + ε)(n 2 + 1) ≤ n 2 + 1 + n + n = (n + 1) 2 . Therefore,
so this overestimation property holds. Next, we prove that ε n n 0 |a i | + n 2 η ≤ I . For that, we use the first hypothesis. The idea is that, if we were able to prove I with the given post-condition, then we may choose each result of an operation (fulfilling this post-condition) and see which error it creates.
For that, we will pose each operation result. More precisely, -if neither x, nor y is an a i , then we choose for x ⊕ y the value x + y + nη; -if x = a i and y is not an a i , then we choose for x ⊕ y the value a i + y + ε n |a i | + nη; -if y = a i and x is not an a i , then we choose for x ⊕ y the value x + a i + ε n |a i | + nη; -if x = a i and y = a j , then we choose for x ⊕ y the value a i + a j + ε n |a i | + ε n |a j | + nη.
All those results fulfill the post-condition requirements. Note also that there will be exactly n additions (whatever the ordering). Therefore,
that ends the proof. We will use the preceding value ε = 2050 × 2 −64 and η = 2049 × 2 −1086 to handle any rounding of one operation. What is proved is that, if we put Formula (3) as post-condition of the addition and subtraction with ε = ε n and η = n · η for a sufficient n, then the produced properties will be correct, even if the compiler re-associates the additions. Note that Formula (3) subsumes Formula (2) for n ≥ 1. Note also that ε n = nε + O(ε 2 ) and that a similar value for bounding the rounding error of a sum can be found in [19] .
How tight is the chosen post-condition? This is a reasonable question as we multiply the rounding error by about n. This is an intuitive demonstration of the optimality where we discard the ε 2 terms (which is reasonable as ε ≈ 2 −53 ) and we discard underflows. We consider we are only allowed to modify the addition post-condition in the verification conditions. In that case, if we consider the post-condition of Formula (2) and if we study (((a 0 ⊕ a 1 
To justify this, we consider an example using 64-bit computations: let a 0 = 1 and a i = 2 −53 , then (((a 0 ⊕ a 1 ) ⊕ a 2 ) ⊕ a 3 ) · · · = a 0 and the error is n · 2 −53 . We are only interested in the first term (n · ε · |a 0 |). Now let us assume we use Formula (3) as post-condition and that the program was written a 0 ⊕ (a 1 ⊕ (a 2 ⊕ (a 3 · · · ))) (but the compiler rewrote it in the inverse order). Then the error will be about ε · |a 0 | + 2 · ε · |a 1 | + · · · + n · ε · |a n |. As we want this last error to subsume the previous one, we need ε n · ε to make this approach work.
We need that the ε of Formula (3) be ε n and η will be nη but we do not know n beforehand. The question left is the choice of n. A solution is to look into the program before to have an overestimation of n. We did not put this idea in practice and decided that 16 will be enough. Of course, for linear algebra, n will be at least 100 so 16 will be insufficient, but for our examples, it will be correct. Moreover, this value can be changed if a bigger value is needed. We will therefore put in the addition post-condition ε = 2051 · 2 −60 so that ε ≥ ε 16 = 16ε + 256ε 2 (1 + ε) 16 and we will put η = 16η = 2049 × 2 −1082 .
If we constructed a post-condition for a n-term floatingpoint addition, the results would be better in some cases, but it would not handle the reordering that goes into intermediate values. This is why we chose to only modify the basic block of the numerical program, that is to say the operation post-conditions, and did so in the best possible way.
Other handled optimizations
Without any further work, our method handles other optimizations:
-commutativity: As we have only symmetric formulas for defining the result of an operation, an optimization such as a + b −→ b + a does not endanger our analysis. -expression factorization: As we only consider rounding errors for one operation, the fact that the compiler factorizes or un-factorizes expressions is not a problem. This includes reordering inside intermediate results.
Conclusion on possible compiler choices
As the result of floating-point computations may depend on the compiler and the architecture, static analysis is the perfect tool, as it will verify the program without running it, therefore without enforcing the architecture or the compiler. The idea now is to do forward analysis of the rounding errors, that is to say propagate the errors and bound them at each step of the computation. Therefore, we have put as post-conditions the formulas of Theorem 2 for addition and subtraction and of Theorem 1 for the other operations in the Frama-C platform to look into the rounding error of the whole program. Based on [1, 7] , we create a new "pragma" called multirounding to implement this. Ordinarily, the pragma directive is the method specified by the C standard for providing additional information to the compiler, beyond what is conveyed in the language itself; here, it lets Frama-C know that floating-point computations may be done with extended registers and/or FMA and/or compiler optimizations.
In our pragma, each floating-point number is represented by two values, an exact one (a real value, as if no rounding occurred) and a rounded one (the true floating-point value). At each computation, we are only able to bound the difference between these two values, without knowing the true rounded value. This is proved from the two previous theorems. The next question is the convenience of this approach. We have a collection of inequalities that might be useless. They are indeed useful and practical. We rely on the Gappa tool [12, 13] that is intended to help verifying and formally proving properties on numerical programs. The preceding formulas have been chosen to be useful and Gappa is able to take advantage of them and give an adequate final rounding error.
Case studies

Avionics example
We now present a complex case study that includes possible FMA and/or extended registers use but not addition reordering. This example is part of KB3D [15] , 2 an aircraft conflict detection and resolution program. The aim is to make a decision corresponding to value −1 and 1 to decide if the plane will go to its left or its right. The inputs are the position and speed of the other aircraft. Note that KB3D has been formally proved correct using PVS and under the assumption that the calculations are exact [15] . However, in practice, when the value of the computation is small, the result may be inconsistent or incorrect. The original code is in Fig. 3 and may give various answers depending on the architecture/compilation. To prove the correctness of this program which is independent to the architecture/compiler, we need to modify this program to know whether the answer is correct or not.
The modified program (See Fig. 5 ) provides an answer that may be 1, −1 or 0. The idea is that, if the result is nonzero, then it is correct. If the result is 0, it means that the In the original program, the discrepancy of the result is derived from the function int sign(double x). To use this function only at the specification level, we define a logic function logic integer l_sign (real x) with the same meaning. Then we define another function int sign (double x, double e1, double e2) that gives the sign of x provided we know its rounding error is between e 1 and e 2 . In the other cases, the result is zero.
The function int eps_line (double sx, double sy, double vx, double vy) of Fig. 5 then does the same computations as the one of Fig. 3 , but the result may be different. More precisely, if the modified function gives a nonzero answer, it is the correct one (it gives the correct sign). But it may answer zero (contrary to the original program) when it is unable to give a certified answer. As in interval arithmetic, the program does not lie, but it may not answer.
About the other assertions, the given values of sx, vx, etc. are reasonable for the position and the speed of the plane. The assertions about s1 and s2 are here to help the automatic provers.
The most interesting parts are the values chosen for e 1 and e 2 : they need to bound the rounding error of the computation sx * vx + sy * vy (and its counterpart). For this, we will rely on the Gappa tool. In particular, it will solve all the required proofs that no overflow occur.
In the usual formalization where all computations directly round to 64 bits, the values e 2 = −e 1 = 0x1 p − 45 are correct (it has been proved using the Gappa tool). With our approach and a generic rounding, we have proved that the values e 2 = −e 1 = 0x1.aap − 42 are correct. This means that the rounding error of sx * vx + sy * vy will always be smaller than this value whatever the architecture or the compiler choices. This means that, even if a FMA is used or if extended registers are used somewhere, this function does not lie.
The analysis of this program (obtained from the verification condition viewer gWhy [16] ) is given in Fig. 6 . By combining different automatic theorem prover: Alt-Ergo [10] , CVC3 [3] , Gappa, we successfully prove all proof obligations in this program.
Summation
To demonstrate our choices about summation reordering, we use an example by Ogita, Rump and Oishi in [25] . Take δ = 2 −54 . Then we add 1, δ, −1, δ 2 and −δ. Let us assume only 64-bit roundings:
From this example, we make a small program (see Fig. 7 ). Here, the reordering is critical. In the strict IEEE-754 mode (default pragma), we are able to prove that a = −δ, that b = 0 and that the exact values of a and b are equal to δ 2 , and that no overflow occur. But if the compiler reorders these additions (if we had not put parentheses for example), then these proved properties are fallacious. In the multirounding pragma, we are only able to prove that the rounding error of a and b is smaller than 0x1.0041 p − 47 and that no overflow occur. The rounding error is the same for a and b as this rounding error is big enough to cover all possible orderings, including the left-and the right-associated ones. Of course, the obtained error is bigger than what may really happen as there are cancellations, but this is correct whatever the order of operations. We noticed that Formula (3) is especially loose when cancellations happen as the error is proportional to |x| + |y| instead of to |x + y|. This program is fully proved by Gappa using Why/ Frama-C using the multirounding pragma.
Conclusions and further work
We have proposed an approach to give correct rounding errors whatever the architecture and allowing many choices to the compiler. This is implemented in the Jessie plugin of the Frama-C framework 3 for all basic operations: addition, subtraction (with possible reordering), multiplication, division, square root, negation, absolute value.
Moreover, it handles both rounding according to 64-bit rounding in IEEE-754 double precision, 80-bit rounding in x87, double rounding in IA-32 architecture, and FMA in Itanium and PowerPC processors and all possible reorganizations of additions and subtractions.
A drawback is that we may only prove rounding errors. There is no way to prove, for example, that a computation is correct (even if it would be correct in all possible roundings and compilations). This means that some subtle floatingpoint properties may be lost but bounding the final rounding error is usually what is wanted by engineers and this does not appear to be a big flaw.
Note that we only consider double precision numbers as they are the most used. This is easily applied to single precision computations the same way (with single rounding, 80-bit rounding or double rounding). The idea would be to give similar formulas and to provide the basic operations with those post-conditions.
We only handle rounding-to-nearest (ties to even and ties away from zero). The reason is that directed roundings do not suffer from these problems: double rounding gives the correct answer and if some intermediate computations are done in 80-bit precision, the final result is more accurate, but still correct as it is always rounded in the correct direction. When additions are reordered, we may have different results, but all are smaller than the exact result, so the wanted property still holds whatever the order. Only rounding-to-nearest causes discrepancies.
This work is at the boundary between software and hardware for floating-point programs and this aspect of formal verification is very important. Moreover, this work deals both with normal and subnormal numbers, the latter ones being usually dismissed.
Among the many future works are the numerous other possible compiler optimizations. We have looked a little into multiplication reordering, but, due to underflow, the natural formulas are either wrong or unusable. It is very difficult to only modify the one operation formula to handle all possible underflows in a sequence of multiplications. If we had dismissed underflows, this would have been easy, but we are still trying to find a correct and useful solution. We are also interested in distributivity, meaning a ⊗ (b ⊕ c) ←→ (a ⊗ b) ⊕ (a ⊗ c), and in the replacing of the division by the multiplication by the inverse: a b ←→ a ⊗(1 b) (this is known to be incorrect, but may speed up a lot of computations, such as Gaussian elimination). The interaction of all those optimizations with one another should be carefully studied.
Another interesting point is that our error bounds may be used by other tools. As shown here, considering a slightly bigger error bound for each operation suffices to give a correct final error. This means that if Fluctuat [14] for example would use them, it would also consider all our cases of hardware and of compilation.
